Improving the Performance of MPI Derived Datatypes by Optimizing Memory-Access Cost

Surendra Byna[†]

William Gropp[‡]

[†]Department of Computer Science, Illinois Institute of Technology, Chicago, IL 60616. hematics and Computer Science Division, Argonne National Laboratory, Argonne, IL 60439

Xian-He Sun[†]

Rajeev Thakur[‡]

IBM Blue Horizon at SDSC

.

Introduction

- The MPI Standard supports derived datatypes, which allow users • to describe noncontiguous memory layouts and communicate noncontiguous data with a single communication function However, many MPI implementations perform poorly with
- derived datatypes Users resort to their own implementations of packing data into a
- contiguous buffer and then calling MPI_Send Such usage clearly defeats the purpose of having derived
- datatypes in the MPI Standard
- applications and improving the performance of derived datatypes is essential

Possible Solutions

- The performance of derived datatypes can be improved in two ways. Improving the data structures used to store derived datatypes
 - internally in the MPI implementation Optimizing packing noncontiguous data into a contiguous buffer by exploiting the advanced memory hierarchies of today's computer architectures.
- Research has already been done on the first solution, mainly in using data structures that allow a stack-based approach to parse datatype, rather than making recursive function calls, which are expensive
- We chose to optimize the performance based on the data access pattern and the memory architecture of the machine

Solution to Improve the Performance

- Performance is improved at 2 levels
- When MPI Type commit is called Find the current data access cost and possibility of optimization. If optimization is possible, find all the loop optimization parameters (Tile size, array padding etc.,)
- When MPI communication function is called at the source process, If the optimization tag is set, use the loop optimizations to pack data into contiguous buffer before sending data to network huffer



Modeling Memory Communication

- Total communication cost = Network communication cost + Memory communication cost
- Memory communication cost is the cost incurred in the transmission of data to/from user space from/to the local network buffer (or shared memory buffer).
- Network communication cost is the cost incurred in the movement of data between source and target network buffers.
- Memory access cost is a function of data size, access pattern,
- architecture of memory hierarchy and compiler Memory communication is modeled with memory-logP model



The memory-logP model

· For a given implementation of data transfer on a given system the time per byte the processor is engaged in transmission or reception of a message is characterized by four components:

- · 1: the effective latency, cost due to data size and distribution l=f(s,d)
- · o: the overhead, cost of an ideally distributed message · g: the gap, defined as the minimum time interval between
- consecutive message receptions at a processor. 1/g=achieved memory bandwidth
- · P: the number of processor/memory modules

† Assume g = o+l, applied simplification of LogP model and P=1 for memory comm Memory-logP model is developed by Dr. Kirk W. Cameron and Dr. Xian-He Sun.

Optimizing the Packing Cost

- When the MPI communication function is called, if the optimization fag is set to 1, use the loop optimization parameters (such as tile size of cache/TLB tiling, padding size of array padding) to pack the non-contiguous data into contiguous buffer.
- Send the contiguous data to the network buffer



Initial Results – Experimental Setup

SGI Origin 2000

- MIPS R10000 Processor, 195MHz
- · 32KB 2-way set associative L1 cache
- 4MB off-chip L2 cache
- · IRIX 6.5.14 operating system
- · MPI implementation: MPICH 1.2.5 with shared memory device
- · Hardware counters are used to measure the performance



· Without MPI derived datatypes, manual implementation On IBM machine, potential performance improvement is shown

Matrix Transpose algorithm is implemented for performance comparison in the following cases :

Experimental Setup

Power3 processors run at 375 MHz

· 8MB 4-way set associative L2 cache

MPI implementation: IBM MPI

64KB, 128-way set associative L1 cache

for IBM's MPI with memory access cost optimization



Figure 6. Performance improvement on vendor MPI (IBM's

Future Work

A model to predict the memory access cost based on data access pattern is under development

MPI) implementations

- We plan to extend optimizations to include more loop transformations such as loop interchange, loop unrolling etc.
- Eventually this work will be incorporated into MPICH2 and its new improved implementation of derived datatypes.
- This technique will also be applied to automatic tuning of memory performance of parallel applications.

Contact Info: Surendra Byna† William Gropp‡ Xian-He Sun† Rajeev Thakur‡ †{renbyna, sun}@iit.edu ‡{gropp, thakur}@mcs.anl.gov

This work was supported by the Multernatical, Information, and Computational Sciences Division subprogram of the Office of Advanced Scientific Computing Bescenck, Office of Science, U.S. Department of Bescenck, and Computational Sciences Division subprogram of the Office of Advanced Scientific Computing Research, Office of Science, U.S. Department of Bescenck, and Computing, Nature Contrast, and a part by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a part by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a part by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a part by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a part by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a part by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a part by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a part by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a grant by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a grant by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a grant by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a grant by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a grant by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a grant by a grant from the Office of Advanced Simulation and Computing, Nature Contrast, and Sciences and a grant by a grant from the Office of Advanced Simulation and Computing Nature Contrast, and and advanced Sciences and a grant by a grant from the Office of